3
1
Back

*/fp-info-cache *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Eeschema *.net # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Pcbnew) Initial version *.bck New KiCad version; non Al panel Gerbers ) ) ) ) Final revision; added custom DRC as project file tstamp 60305f7c-b08f-48d5-a3e4-4d4a9046f92f) Final revision; added custom DRC as project file 33729ec97f6dd2ed68c4ca06088ce0b21651948d Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for Fireball/Fireball_panel.kicad_prl | 2 pin Molex header 2.54 mm spacing"/> -3.405740e+000 3.795491e+000 2.475471e+001 facet.

  • 1.045247e+02 3.455000e+01 facet normal -0.129422 -0.645449 0.752759 facet.
  • 7.50438 4.96056 3.82299 facet normal -0.00130209 -0.115485 0.993308.
  • Normal 0.0765948 -0.956711 0.280779 facet normal -0.0123052 -0.156322.
  • New Pull Request