3
1
Back

Panels/10_step_seq_38hp_v2.scad Normal file View File Schematics/Kassutronics_Slope_Build_Docs_2.0A.pdf Normal file Unescape Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-F_Cu.gbr Normal file Unescape ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes Total unplated holes count 16 Not plated through holes: ============================================================= 2cddc4d62d38c9e1b69839f92a19e7915eecbceb formatting caixa.

New Pull Request