3
1
Back

"error", "label_dangling": "error", "lib_symbol_issues": "warning", More tweaks after pro review "extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", More tweaks after pro review "clearance": 0.2, "diff_pair_gap": 0.25, "diff_pair_via_gap": 0.25, "diff_pair_width": 0.2, "line_style": 0, "microvia_diameter": 0.3, "microvia_drill": 0.1, "name": "Default", "pcb_color": "rgba(0, 0, 0, 0.000)", From a924f971822abf6232c3be63abeee0abf33f42cb Mon Sep 17 00:00:00 2001 Subject: [PATCH] re-re-remove the mysterious extra trace Add notes about wiring SW15 cross-board Add design rules for jlcpcb Add design rules for jlcpcb Add some perfboard sections, power headers, teardrops checkpoint before trying to add picture 9f9f6acf76 Add notes about wiring SW15 cross-board facet normal 3.331023e-001 5.832561e-001 7.408476e-001 vertex -5.079425e+000 -3.016558e+000 2.486861e+001 facet normal 0.97743 -0.186453 0.0993255 facet normal -0.694862 -0.464011 -0.549418 facet normal -0.479685 0.847874 0.225859 facet normal 0.290083 -0.957002 0 facet normal 5.357023e-002 9.985641e-001 -0.000000e+000 vertex 4.427276e+000 5.493920e+000 2.496000e+001 vertex -2.186515e+000 -5.249160e+000 2.496000e+001 vertex 3.956218e+000 -5.925223e+000 9.983999e+000 vertex -2.733144e+000 -6.561450e+000 2.496000e+001 vertex -2.441682e+000 -5.133782e+000 9.983999e+000 vertex -6.551333e+000 -2.663729e+000 9.983999e+000 vertex -3.825564e+000 -4.191461e+000 1.747200e+001 facet normal 4.033791e-02 -2.947947e-03 -9.991817e-01 vertex -1.063499e+02 9.725134e+01 1.021498e+01 vertex -1.065156e+02 9.665134e+01 1.020829e+01 vertex -1.052246e+02 9.725134e+01 1.070702e+01 facet normal 0.630632 0.768498 0.108232 facet normal 0.590397.

New Pull Request