synth_tools

Back

From bada0399ca1e4fb2dd01b4ec5312596f167b34e1 Mon Sep 17 00:00:00 2001 .../Panels/UNSEEN SERVANT.png | Bin 0 -> 406884 bytes ...uther_triangle_vco_quentin_v3_only_art.stl | Bin 0 -> 10174 bytes .../PRISMATIC SPHERE.png | Bin 0 -> 509084 bytes // PCB holder main MK_VCO/Panels/Font files/Futura XBlk BT.ttf create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/D_DO-35_SOD27_P7.62mm_Horizontal.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Molex_KK-254_AE-6410-08A_1x08_P2.54mm_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alps_RK163_Single_Horizontal.kicad_mod create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-holes.kicad_mod create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-Edge_Cuts.gbr create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D6.3mm_P2.50mm.kicad_mod delete mode 100644 Hardware/PCB/precadsr/potsetc.sch create mode 100644 Schematics/SynthMages.pretty/PinSocket_1x02_P2.54mm_Vertical.kicad_mod create mode 100644 Schematics/Fireball.kicad_sch Subject: [PATCH 09/13] Notes from MK's PCB livestream # Format documentation: http://kicad-pcb.org/help/file-formats/ # KiCad backups folders Hardware/PCB/precadsr/precadsr.kicad_pro Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/Bigger_Push_Switch_Hole_NPTH.kicad_mod Normal file View File Synth Mages Power Word Stun.kicad_sch From 085327769df1923053fc21adb0ef584f908b8264 Mon Sep 17 00:00:00 2001 Subject: [PATCH] KiCad 6, update symbols Latest commits for file SR 1.pdf | Bin 0 -> 2506984 bytes Panels/title_test.scad | 22 Panels/title_test.stl | Bin 0 -> 47687 bytes Hardware/PCB/precadsr/precadsr.pro | 22 Panels/title_test.stl | Bin 13962 -> 6771 bytes c852e5d6ad Go to file f45c980890 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability b11a8d3187 Change transistor footprint to inline_wide, fix DRC ground plane Binary files /dev/null and b/Panels/futura medium bt.ttf Normal file View File 3D Printing/Pot_Knobs/repere_v3.stl | 170 3D Printing/Pot_Knobs/scaled_french_pot.mix | Bin 0 -> 317907 bytes Images/PXL_20210831_004139245.jpg | Bin 0 -> 167187 bytes Images/PXL_20210831_002553634.jpg | Bin 10724 -> 0 bytes 6f5ee76aea tracks the ratsnest and compactifies the power safety block and into any non-high-impedence connections; that is, fat traces to chip power, but not necessary for old fogeys like me to get below 200bpm~ 3D Printing/6u_wing_v1.scad rename to Panels/Futura Heavy BT.ttf | Bin 69774 -> 0 bytes Binary files /dev/null and b/Docs/precadsr.pdf differ Binary files /dev/null and b/Images/precadsr-panel-art.png differ Binary files /dev/null and b/VCO_MANUAL_v2.pdf differ 500k Trimpot; tune to 1V out HALF Dot1 Dot2 Dot3 Dot4 Dot5 Dot6 Dot7 Dot8 Dot9 Dot10 Dot11 Dot12 Dot13 W1 L2 <-- CV In - ~27K to U3-8? No, transistors maybe activate? Outs: Clock Out - 1K to TP5 Gate Out - 1K to TP5 Gate Out - 1K to U2-14 - Casc out 2x Toggle Switches, 3pin: 11 Toggle Switches, 2pin: - all step switches (all go to same bus 2x Pushbutton switches, all 2pin: - step - reset in - pause in - CLOCK out // cv switch // Note: don't mess with them. // this is good practice, but ho-dang what a mess From 7022ad9ddb43c592e11528a5ae21edf443c088e4.

New Pull Request

Labels Milestones