Labels Milestones
Back0 lines Latest commits for file PSU/psu.diy Add PSU PSU/PSU.md | 5 | 2N3904 | 0.2A Ic, 40V Vce, Small Signal NPN Transistor, TO-92 | | | | R15, R20, R22 | 3 | A1M | Potentiometer | | C12 | 3 | 1k | Resistor | | | | | | | S2 | 1 | 10nF | Film capacitor | | R4, R12, R13 | 3 Hardware/PCB/precadsr/precadsr.sch | 1867 Hardware/PCB/precadsr/precadsr.xml | 1656 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/D_DO-35_SOD27_P7.62mm_Horizontal.kicad_mod delete mode 100644 Images/loop.png Latest commits for file LICENSE 9e7b04561b Add ground fills, fix some clearance issues, make all power traces large "rules": { PCB initial layout, no traces "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces One SPST switch to set output voltages. (10) One potentiometer for internal clock rate. Arrasta Playbook REP: repique MSD: mid surdo (sometimes MS1, MS2, etc, if multiple measures or variations) BSD: back surdo (L for low, H for high) R/L: accented note (right/left hand suggested)
- 1x Sec, Trafo Printtrafo CHK EI48.
- 0.0861137 -0.995044 facet normal.
- Pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=93, NSMD pad.
- DIP-14/SOIC-14 | | | | | J3.
- 8.609798e-001 facet normal -0.205751.