synth_tools

Back

Added custom DRC as project file tstamp 52a45927-621d-4774-9080-e26ba88e3d95) Final revision; added custom DRC as project file tstamp 52a45927-621d-4774-9080-e26ba88e3d95) Final revision; added custom DRC as project file ) ) New KiCad version; non Al panel Gerbers # Exported BOM files Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png Fireball/Fireball.kicad_pcb Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.kicad_pcb Normal file View File 3D Printing/Rails/36hp_outie.stl | Bin 0 -> 74084 bytes Docs/precadsr_layout_front.pdf | Bin 0 -> 11930 bytes 3D Printing/Rails/36hp_innie.stl create mode 100644 3D Printing/Panels/Radio_shaek_standoff.stl Normal file View File 3D Printing/Cases/Eurorack Modular Case/EuroRack_Case_26.stl Executable file View File 3D Printing/Cases/Eurorack 2-Row/voronoi.scad Executable file View File 3D Printing/Pot_Knobs/CustomizableKnob.scad Executable file View File Panels/FireballSpellSmall.png Executable file View File 3D Printing/Pot_Knobs/repere_v3.stl Normal file View File 3D Printing/Cases/Eurorack Modular Case History width = 12; // overkill; currently three 3.5mm jacks needing 8mm //calculated x value of exact middle of slider panel (between steps 5 and 6); middle of panel after deducting left/right sub-panels slider_center = (width_mm - left_panel_width - right_panel_width)/2 + left_panel_width; slider_bottom = v_margin+12; Initial stab at a charge no more than 100k to get 1:1 between schematic and PCB, no warnings d62e7c6861 More work finding space for everything, lining things up more More work finding space for everything, lining things up more Make slider and LED footprints match current OpenSCAD model Checkpoint after tweaking footprints some more, starting over at 14hp PCB initial layout, no traces One SPST switch to set output voltages. (10) One potentiometer for internal clock rate. Switches: One SPST switch to disable clock (pause). SPST switch per step, to set output voltages. (10 One potentiometer for internal clock rate. Arrasta Playbook REP: repique CAX: caixa MSD: mid surdo (sometimes MS1, MS2, etc, if multiple measures or variations) BSD: back surdo (L for low, H for high R/L Accented note (right/left hand suggested r/l Quieter, unaccented note * : trill, generally three very fast notes on updating the fireball for rev 2 beta f12031bb41 updates to rev 2 revised README.md to rev 2 beta by adding +5V, and both trigger/gate and CV routing updates led holes to minimize capacitance between traces vias connect through the power subsystem 6f5ee76aea5e7cdfb79e86a703d20d48842d1955 adds front panel design and includes 2.5mm centerward shift for input and send reset to clk_inh to stop progressing Checkpoint before trying to add picture 9f9f6acf76 Add notes about UX component wiring 2x Sockets, all three pins need wires: - clk in - CV out Latest.

2.731 2.122 (end 2.731.

New Pull Request

Labels Milestones