3
1
Back

Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] learns about gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those Fireball/Fireball.kicad_pro | 104 Fireball/Fireball.kicad_sch | 64 Fireball/fp-info-cache | 51 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alps_RK163_Single_Horizontal.kicad_mod create mode 100644 3D Printing/Panels/BLADE BARRIER.png differ Binary files /dev/null and b/Panels/a_color_icon_of_a_flying_fireball.webp differ Binary files /dev/null and b/3D Printing/Rails/36hp_innie.stl differ Binary files /dev/null and b/Schematics/MK_Schematic.png differ Binary files /dev/null and b/Synth_Manuals/LABOR_MANUAL.pdf differ Binary files a/3D Printing/Panels/FIREBALL VCO.png Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkTop.gto Normal file Unescape # precadsr.sch BOM Optional.

New Pull Request