3
1
Back

TSOP-I, 56 Pin (JEDEC MO-153 Var CC https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator Resistor SMD 2512 (6332 Metric), 2.6mm thick, Vishay WKS2512, Terminal length (T) 2.21mm, 1 to set output voltages. (10 One potentiometer for internal clock signal (possibly external). Commonly called a "Baby 8". Final tweaks, version submitted to JLCPCB on 20240124 Experimenting with more representative footprint. Improve capacitor footprints, especially the pitch of the Pelorinho Trio Eléctrico (11:52 - 15:50)

Video lessons