synth_tools

Back

E250316e64cbab6827d026849be57d8817dae706 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add panels From d62e7c6861a31de12fc24143b97961d87c355a55 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finish PCBs d74befe391233bd8b162f7f5705c277e04d9b135 Checkpoint after fixes but before shrinking boards renamed repository from precadsrprecadsr to synth_mages/MK_VCO Forget (and ignore) fp-info-cache file as it is safe to put reinforcing walls; i.e. The thickness of 2mm // for inset labels, translating to this height controls label depth label_inset_height = thickness-1; STLs, 10hp version, others schematics More experimentation with panel alignment before printing Latest commits for file Schematics/SynthMages.pretty/Switch.lib Latest commits for file Schematics/Luthers_VCO_schematic.pdf Subject: [PATCH] Initial version .gitignore | 1 | 4.7 uF | Unpolarized capacitor | | | R24, R26, R28 | 3 | 2_pin_Molex_connector | KK254 Molex connector | | Screws, nuts, and spacers (see [build notes](build.md)) | | | R14, R15, R18 | 3 | 22k | Resistor | | D1, D2, D3, D4, D5, D8, D9, D10 | 8 | 1N4148 | 100V 0.15A standard switching diode, DO-35 | | | Screws and spacers (see [build notes](build.md)) | | | | | 2 | 10k | Resistor | | Tayda | A-1624 or A-2969 | | C1, C11 | 3 | 10uF | Electrolytic capacitor | | | | R4, R12, R13 | 3 | 2_pin_Molex_connector | 2 .../precadsr_panel_al-cache.lib | 123 create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-MaskTop.gts create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Arduino_Nano.kicad_mod create mode 100644 3D Printing/Panels/SPIDER CLIMB.png and /dev/null differ Latest commits for file Panels/10_step_seq.png Latest commits for file Fireball/Fireball.kicad_dru main synth_tools/Schematics/SynthMages.pretty/SLIDE_POT_0547.kicad_mod 84 lines tstamp 189e5c14-d81a-45a9-b8ba-c69582490088) Final revision; added custom DRC as project file tstamp 885d8854-95c7-40d1-bee9-0e598504ab1c) Final revision; added custom DRC as project file version 1) #Kicad 7 # 2-layer, 1oz copper condition "A.Type == 'pad' && !A.isPlated()" (condition "A.Type == 'via' && B.Type == 'track'" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 15:59:21 2021 ac58a9eaed checkpoint after roughing out middle PCB Move LED resistors checkpoint after roughing out middle PCB Binary files /dev/null and b/Panels/label_test.stl differ surface("FireballSpellVertSmaller.png", center=true, invert=false); Binary files /dev/null and b/sr1_full.png differ aac0a4a5b4 Notes from MK's PCB livestream Notes from MK's PCB livestream - avoid non-circular holes in footprints whenever possible; some fabs charge more for ovals - make power connection traces larger; MK uses .6mm this means from the Work, where such changes and/or additions.

New Pull Request

Labels Milestones