3
1
Back

Surface package SOT 963 6 pins package 1x0.8mm pitch 0.35mm SOT-1123 small outline package; 56 leads (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot266-1_po.pdf SSOP, 20 Pin (http://ww1.microchip.com/downloads/en/DeviceDoc/40001839B.pdf#page=464), generated with kicad-footprint-generator connector JST ACH series connector, 14110513010xxx (https://b2b.harting.com/files/download/PRD/PDF_TS/1411XX13010XXX_100228421DRW063C.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py DSO DSO-8 SOIC SOIC-8 Infineon PG-DSO 12 pin, exposed pad, thermal vias, DDA0008J (http://www.ti.com/lit/ds/symlink/tps5430.pdf Texas Instruments EUW 7 Pin Double Sided Module 16-pin module, column spacing 22.86 mm (900 mils), Socket, LongPads 20-lead though-hole mounted DIP package, row spacing 8.61 mm (338.

New Pull Request