synth_tools

Back

- C3 and C4 could use fewer caps that way 7022ad9ddb couple more minor clearance tweaks Add ground fills, fix some clearance issues, make all power traces large "rules": { PCB initial layout, no traces "copper_text_size_h": 1.5, "copper_text_size_v": 1.5, "copper_text_thickness": 0.3, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces Using the Precision ADSR with retriggering and looping modifications From d89db83df13552281151487e636d3175f5aa0e7b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add kicad schematic, some diylc noodling Initial stab at a 10-step panel layout ideas Binary files /dev/null and b/Examples/EG_MANUAL.pdf differ Binary files /dev/null and b/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png Normal file View File 3D Printing/Cases/Eurorack 2-Row/rail_profile.scad Executable file View File 3D Printing/Pot_Knobs/Pot Knob in Two Parts_sep.stl Executable file View File Schematics/shaek_try_1.diy Normal file View File 3D Printing/Pot_Knobs/Guitar_Amp_Knob-1_ring_bell.stl Executable file View File Images/PXL_20210831_002553634.jpg Normal file Unescape BeginCmp TimeStamp = /551D9414; Reference = P5; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9496; Reference = P1; ValeurCmp = Digital; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9496; Reference = P5; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:Socket_Strip_Arduino_1x15; EndCmp BeginCmp TimeStamp = /551D9414; Reference = P4; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp Hardware/PCB/precadsr/precadsr.kicad_pcb Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x02_P2.54mm_Vertical.kicad_mod Normal file View File 3D Printing/Pot_Knobs/pot_knobs_assortment.3mf Executable file View File Panels/luther_triangle_vco.scad Executable file View File Panels/FireballSpellSmall.png Executable file View File Samba Reggae rhythms.txt create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.pretty/precadsr-panel-art.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/TO-92_Inline_Wide.kicad_mod create mode 100644 Schematics/SynthMages.pretty/3.5mm_jack_hole_nonpcb.kicad_mod create mode 100644 Schematics/MK_Schematic.png rename MK_VCO_RADIO_SHAEK.diy => Schematics/MK_VCO_RADIO_SHAEK.diy (100% rename from 3D Printing/6u_wing_v1.scad → 3D Printing/Cases/6u_wing_v1.scad Binary files /dev/null and b/Synth_Manuals/Kassutronics_Slope_Build_Docs_2.0A-1.pdf differ Binary files /dev/null and b/Panels/Font files/futura medium bt.ttf | Bin 0 -> 11930 bytes create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.pro Binary files /dev/null and b/Images/loop.png differ Binary files /dev/null and b/3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MISSILE VCF.png | Bin 0 -> 11692 bytes .../HOLD PORTAL.png | Bin 0 -> 579684 bytes .../Pot_Knobs/pot_knob_two_parts_base.stl | Bin 0 -> 86371 bytes rename LUTHERS_VCO.diy => Schematics/LUTHERS_VCO.diy | 0 Schematics/MK_Schematic.png | Bin 0 -> 11310848 bytes Synth_Manuals/Module Summaries.ods Normal file Unescape # precadsr.sch BOM Various tweaks From 8f3ce8359ba460976b5ffcbe5a92590e33120bbc Mon Sep 17 00:00:00 2001 Subject: [PATCH] submodules.

New Pull Request

Labels Milestones