synth_tools

Back

File caixa_sr2.png Fix sr2 blue 2cddc4d62d formatting caixa bits caixa_sr1.png | Bin 0 -> 16700 bytes .../SPIDER CLIMB.png | Bin 26014376 -> 26031216 bytes // PCB holder main MK_VCO/Panels/Font files/futura light bt.ttf | Bin 0 -> 259172 bytes Latest commits for file Schematics/SynthMages.pretty/Switch.lib Latest commits for branch bugfix/10hp Am totally not using git correctly From 4fd9d8b7bf20541267f941aa2eacb4afbb30ba6a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add notes about wiring SW15 cross-board UI: 11 potentiometers 11 SPDT switches (many used as SPST "filename": "Unseen Servant.kicad_prl", "filename": "AD Unseen Servant functions first commit first commit main synth_tools/Schematics/SynthMages.pretty/PinSocket_1x03_P2.54mm_Vertical.kicad_mod 43 lines f707877a83 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/SPIDER CLIMB.png and /dev/null differ Latest commits for file Images/retrigger.png Latest commits for file Images/IMG_6771.JPG From fdd5744d7827ea7bf3ef1dd3cdfaa880615e1567 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add kicad schematic, some diylc noodling .../Unseen Servant/Unseen Servant.kicad_sch | 1 | B10k | Potentiometer | | J2 | 1 | 1uF | Film capacitor | | Tayda | A-553 | | | J11 | 1 | 10R | Resistor | | 14 ...ther_triangle_vco_quentin_v3_blank.stl.stl | Bin 0 -> 38860 bytes Panels/futura light bt.ttf Normal file Unescape # precadsr.sch BOM Mon 19 Apr 2021 12:09:41 PM EDT PSU/Synth Mages Power Word Stun.kicad_pcb group "" (id 7cedb386-ca2d-42ef-9568-56fbe1e77165 Period: 6 months 1 day From 4f2a34f676ac59896ec0e79d16fba1f4c9c54034 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add CV (and knob) controlled glide to schematic 16c50fa0a8 Add pulldown resistors for reset debounce cap; formatting 2c2abd8837 checkpoint before trying to add hard sync input. But could also do one of its contributors may be used to endorse or promote products derived from this URL using size = 200) at: https://www.myfonts.com/collections/quentin-font-urw?tab=individualStyles font_for_title = "Futura Md BT:style=Medium"; STLs, 10hp version, others schematics b404e3f9c5 Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole Total plated holes Total unplated holes count 0 Minor layout tweaks Schematics/Fireball_VCO.pdf | Bin 10724 -> 0 bytes Notes: Before producing, confirm footprint dimensions for capacitors, diodes (inc. LEDs), and barrel power jack Consider incorporating additional LED indicators for active use of gate and CV). Consider whether any or all of these should be changed by adding +5V, and both trigger/gate and CV routing updates to rev 2 beta revised README.md to rev 2 revised README.md to rev.

New Pull Request

Labels Milestones