Labels Milestones
Back1.07374 -5.71699 21.335 facet normal -2.845744e-001 -4.980052e-001 8.191509e-001 vertex 2.567783e+000 4.415591e+000 2.488700e+001 facet normal -0.622319 -0.730673 0.280777 facet normal 5.221212e-01 1.080461e-02 -8.528029e-01 vertex -1.085511e+02 9.725134e+01 1.258937e+01 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf ## Git repository https://gitlab.com/rsholmes/precadsr Submodules From 83b013c3637bfb179ad62b90a6c8b2f5fb547c8c Mon Sep 17 00:00:00 2001 Subject: [PATCH] SVG decontamination Hardware/Panel/precadsr_panel.svg | 4 .../PCB/precadsr_Gerbers/precadsr-F_Mask.gbr | 4 From 2476d4512ed88199eab1d31bec7610a192015386 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add cascading input and output jacks output_column = width_mm - h_margin; left_rib_x = thickness + 6 + tolerance; // rib + half a jack col_right = width_mm - right_rib_thickness; Schematics/Dual_VCA.diy Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Long_Pin_Single_Vertical.kicad_mod Normal file View File 3D Printing/Cases/Eurorack 2-Row/rail_profile.scad Executable file View File 3D Printing/Cases/Eurorack.
- Vias included (case drawing: https://ww2.minicircuits.com/case_style/MMM168.pdf, land pattern PL-176.
- Udfn dual flat OnSemi.
- -0.865137 0.194169 vertex -5.28808 8.58625 2.58057 facet normal.