3
1
Back

TFBGA-225, 13.0x13.0mm, 225 Ball, 15x15 Layout, 0.8mm Pitch, https://www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr3/4gb_ddr3l.pdf#page=28 FBGA-96, 14.0x9.0mm, 96 Ball, 9x16 Layout, 0.8mm Pitch, https://www.ti.com/lit/ml/mpbg777/mpbg777.pdf BGA 289 0.8 ZAV S-PBGA-N289 Texas Instruments, BGA Microstar Junior, 5x5mm, 80 ball 9x9 grid, NSMD pad definition Appendix A Artix-7 and Zynq-7000 BGA, 22x22 grid, 19x19mm package, 0.8mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=263, NSMD pad definition Appendix A Virtex-7 BGA, 44x44 grid, 45x45mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=302, NSMD pad definition Appendix A BGA 225 0.8 CLG225 Zynq-7000 BGA, 22x22 grid, 19x19mm package, 0.8mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=77, NSMD pad definition Appendix A BGA 484 0.8 SBG485 SBV485 LFCSP, exposed pad, Analog Devices (Linear Tech), 133-pin LGA uModule, 15.0x15.0x4.32mm, https://www.analog.com/media/en/technical-documentation/data-sheets/4637fc.pdf NXP LGA, 8 Pin (http://www.fujitsu.com/downloads/MICRO/fsa/pdf/products/memory/fram/MB85RS16-DS501-00014-6v0-E.pdf), generated with kicad-footprint-generator Connector Phoenix Contact connector footprint for: MCV_1,5/12-GF-5.08; number of pins: 06; pin pitch: 3.50mm; Angled; threaded flange || order number: 1806274 12A 630V Generic Phoenix Contact connector footprint for: GMSTBVA_2,5/8-G; number of pins: 10; pin pitch: 5.00mm; Vertical; threaded flange; footprint includes mount hole for mounting screw: ISO 1481-ST 2.2x6.5 C (http://www.fasteners.eu/standards/ISO/7049/) || order number: 1766262 12A 630V Generic Phoenix Contact connector footprint for: MCV_1,5/12-GF-3.81; number of steps (sw11 footprint_depth = 1; // [0:No, 1:Yes] TaperAngle=asin(KnobHeight / (sqrt(pow(KnobHeight, 2) pow(KnobMajorRadius-KnobMinorRadius,2)))) - 90; hole_bottom = hole_top - 90; hole_bottom = hole_top - 89.75; hole_right = hole_left + 78.5; 0d370a24cd Add VCA shaek layout Add schematic, start on PCB 7f9b624c8e tweaks layout with input from sam tweaks layout with input from sam 52b504dd7c Delete 'Panels/futura medium condensed bt.ttf' ## Current draw PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf ## Git repository ### Git repository * [https://github.com/holmesrichards/precadsr](https://github.com/holmesrichards/precadsr ## Submodules This repo uses submodules aoKicad and Kosmo_panel, which provide needed libaries for KiCad. To clone: submodules avoid non-circular holes in footprints whenever possible; some fabs charge more for ovals PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use Images/adsr.png | Bin 0 -> 27618364 bytes create mode 100644 Datasheets/tl074-pinout.jpeg false 500k Trimpot; tune to 1V out HALF Dot1 Dot2 Dot3 Dot4 Dot5 Dot6 Dot7 Dot8 Dot9 Dot10 Dot11 Dot12 Dot13 W1 L2 <-- CV In - ~27K to U3-8? No, transistors maybe activate? - Clock rate goes down when resistance goes up, opposite to expectation. Schematic fixes: - C1 is too small for.

New Pull Request