3
1
Back

SOIC SOIC-8 Infineon PG-DSO 12 pin, exposed pad, thermal vias, http://www.ti.com/lit/ds/symlink/drv8870.pdf 20-Pin Thermally Enhanced Thin Shrink Small Outline No-Lead 8-Lead Plastic Dual Flat, No Lead Package (8MA2) - 2x3x0.6 mm Body [DFN] (see Microchip Packaging Specification 00000049BS.pdf HSOP, 8 Pin (https://www.st.com/resource/en/datasheet/ld1086.pdf#page=35), generated with kicad-footprint-generator ipc_gullwing_generator.py TSSOP, 48 Pin (https://www.trinamic.com/fileadmin/assets/Products/ICs_Documents/TMC2100_datasheet_Rev1.08.pdf (page 45)), generated with kicad-footprint-generator JST ZE series connector, B2P-VH (http://www.jst-mfg.com/product/pdf/eng/eVH.pdf), generated with kicad-footprint-generator Mounting Hardware, inside through hole PLCC, 28 pins, 18.8x8mm body, 0.55mm pitch, IPC-calculated pads (http://ww1.microchip.com/downloads/en/devicedoc/doc0807.pdf TSOP I 28 pins TSOP-I, 32 Pin.

New Pull Request