synth_tools

Back

TL0x4s Compare 6 commits » 14162964f9 Add circuit blocks to kick drum schematic Add pulldown resistors for reset debounce cap; formatting checkpoint before trying to add picture 53c90c58d81dff355f8b17948a9b73c895233eb2 Add notes about UX component wiring Add notes about wiring SW15 cross-board Add design rules for jlcpcb Add some perfboard sections, power headers, teardrops 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-holes.kicad_mod delete mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-art.kicad_mod create mode 100644 Fireball/Fireball.kicad_pro create mode 100644 Schematics/SynthMages.pretty/PinSocket_1x03_P2.54mm_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PPTC_RXEF025.kicad_mod delete mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-art.kicad_mod delete mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr create mode 100644 Fireball/Fireball.kicad_pcb create mode 100644 Panels/title_test_22.stl Binary files /dev/null and b/3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png and /dev/null differ main MK_VCO/Fireball/Fireball VCO saw wave core.circuitjs.txt More repo cleanup, adopt github .gitignore file # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # Netlist files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 0 Minor layout tweaks Finish schematic, add PDF Finish schematic, add PDF' (#2) from schematic into main 26b0f01955 Fix for component clearance, panel thickness from printer realities Fix for component clearance, panel thickness from printer realities bugfix/10hp More layout updates More SR1 notation More SR1 notation bacdac34d7 Add more note files from the centerline of the rail + a safety margin // Width of module (HP) width = 14; // [1:1:84] left_rib_x = thickness * 1.2; right_rib_x = width_mm - 9.5/2 - right_rib_thickness - tolerance; // rib .

New Pull Request

Labels Milestones