3
1
Back

Allows to generate CV, in particular for controlling VCO notes. The classic is called a "Baby 8". Final tweaks, version submitted to JLCPCB on 20240124 Experimenting with more panel layout ideas out_row_1 = v_margin+12; Initial stab at a 10-step panel layout ideas Feed of " /arrasta" b1fcba1e78f37669542b35a3e32a5257c5c0240c e49f4ab127dc081ee1c77dd21e80d128628a1152 ec67859b1c2779470b99801ce69f8850b83fa3e1 Start of LM13700 version to see why Start of LM13700 version to see why 0d3d72c49e Use THT electrolytics, finish SMT layout, try on quentin font for size Compare 2 commits » 2bd01a1ff2 Add schematic, start on PCB Added hard sync to schematic, laid out PCB with on-board components Added hard sync to schematic, laid out PCB with exploratory.

New Pull Request