3
1
Back

0.635mm pitch (https://www.intel.com/content/dam/www/public/us/en/documents/packaging-databooks/packaging-chapter-02-databook.pdf, http://www.nxp.com/docs/en/application-note/AN4388.pdf PQFP, 132 pins, 24mm sq body, 0.65mm pitch (http://ww1.microchip.com/downloads/en/DeviceDoc/14L_VDFN_4_5x3_0mm_JHA_C041198A.pdf DE Package; 14-Lead Plastic Dual Flat No-Lead Package, 3x3mm Body (see Atmel Appnote 8826 10-Lead Plastic DFN (3mm x 2mm) (see Linear Technology DFN_12_05-08-1723.pdf DFN, 12 Pin (http://www.ti.com/lit/ds/symlink/ldc1312.pdf#page=62), generated with kicad-footprint-generator ipc_noLead_generator.py 8-Lead Plastic SO, Exposed Die Pad (see Microchip Packaging Specification 00000049BS.pdf 20-Lead Plastic Shrink Small Outline (SO), see http://datasheet.octopart.com/OPIA403BTRE-Optek-datasheet-5328560.pdf 4-Lead Plastic QFN (4mm.

New Pull Request