3
1
Back

SOIC-8, 3.9x4.9mm² body, exposed pad, thermal vias in pads, 2 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xxx-dv-xx-xx-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-dv-footprint.pdf), generated with kicad-footprint-generator Hirose FH12, FFC/FPC connector, FH12-8S-0.5SH, 8 Pins (http://www.molex.com/pdm_docs/sd/903250004_sd.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py DFN.

New Pull Request