synth_tools

Back

Ours, we want C3 and C4 could use larger spacing on the wrong way

Change page size to 9mm and align it precisely for repeatability Change transistor footprint to inline_wide, fix DRC ground plane Latest commits for file Panels/label_test.stl From f5fc556ca298718ed9c38de316ac4c166fbbe181 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add schematic, start on PCB Checkpoint after tweaking footprints some more, starting over at 14hp cd18ed43dc Added hard sync to schematic, laid out PCB with exploratory 8hp layout PSU/Synth Mages Power Word Stun.kicad_pro 555 lines }, "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": false, "zones": { "min_clearance": 0.5 } }, updates to rev 2 beta by adding +5V, and both trigger/gate and CV routing f12031bb4117bdc0bfa93734f5e1f978a14297b0 edits README.md file again 605f29538db81c6c2eb02428332e653ea5ee7e41 edits README.md file again gets comfier with gitignore and git rm --cache 713014315986726ad96f361cfbc8e67551a6a879 power word stun initial commit by 269f3bf9f9109b69cf4264b79cb1ed6f6a114782 footprint "3.5mm_jack_hole_nonpcb" (version 20221018) (generator pcbnew footprint "SLIDE_POT_0547" (version 20221018) (generator pcbnew Show-stopping bugs needing bodges: Errant connection between R25 and R1, probably a result of switching to pcb-mounted panel components version everything.

New Pull Request

Labels Milestones