3
1
Back

: F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Latest commits for branch new_footprints Final revision; added custom DRC as project file Add jlc constraints DRC; replace order number text Compare 19 commits » 2bd01a1ff2 Add schematic, start on PCB with exploratory 8hp layout 0d370a24cdcaf6d3fd7f0316855522b79df0fe9a 3583986e89 Finished PCB, passes all passable DRCs Show-stopping bugs needing bodges: Errant.

New Pull Request