synth_tools

Back

-> 509084 bytes // Width of module (HP) width = 40; // widest element is rotary, at 30mm right_panel_width = width_mm - thickness*2.5 - tolerance*6; out_row_8 = working_increment*7 + out_row_1; out_row_4 = out_working_increment*3 + out_row_1; From 71d5da41172a5a79b9079ba234cbd61b0c31a525 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Use THT electrolytics, finish SMT layout, try on quentin font for size d9153c70802a10d2fe554f80f1a497b409aac630 sr1 d9153c70802a10d2fe554f80f1a497b409aac630 sr1 14162964f93e8c9aadec1d2edfbf49ea0b8bcb52 Add Kick as separate sheet wants to merge 5 commits from pcb_finalization into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 Merge pull request 'More schematics' (#3) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/4 Merge pull request 'Fix rail clearance issues, add PCB slot, more options for potentiometer spoke placement e8295830c4 STLs, 10hp version, others schematics STLs, 10hp version, others schematics More schematics Schematics/Luthers_Perfboard.pdf | Bin 0 -> 10724 bytes .../Panels/MAGIC MISSILE VCF.png | Bin 0 -> 580484 bytes .../Panels/Radio_shaek_standoff_padded.stl | Bin 0 -> 23847 bytes Panels/FireballSpell_Large.webp | Bin 0 -> 27618364 bytes create mode 100644 3D Printing/Pot_Knobs/pot_knob_two_parts_base.stl create mode 100644 Hardware/Panel/precadsr-panel/sym-lib-table create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles.kicad_mod create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-Edge_Cuts.gbr create mode 100755 Panels/FireballSpell.png create mode 100755 LUTHERS_VCO.diy create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-F_SilkS.gbr create mode 100644 (0 F.Cu signal (31 "B.Cu" signal (32 "B.Adhes" user "B.Adhesive" (33 "F.Adhes" user "F.Adhesive" (34 "B.Paste" user (35 "F.Paste" user (36 B.SilkS user (37 F.SilkS user (38 B.Mask user (39 "F.Mask" user (40 Dwgs.User user hide (37 F.SilkS user (38 B.Mask user (39 "F.Mask" user (40 Dwgs.User user hide From 5a4d5850276107dae545a96ba13aec19af1bdbba Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update current state of project. 9db3fb2a68 Add cascading input and send reset to clk_inh to stop progressing Checkpoint before trying to add glide checkpoint before getting really weird with WireIt dd8c61c34f A couple more GND-stitch vias Undo converting GND to GND_JMP and fix everything that broke From 969311f00cbb6d6ece9a25b5fb1d4e2884e468c0 Mon Sep 17 00:00:00 2001 Subject: [PATCH] rm project libraries Hardware/PCB/precadsr/fp-lib-table | 4 From 2476d4512ed88199eab1d31bec7610a192015386 Mon Sep 17.

New Pull Request

Labels Milestones