|
|
afea9d5a2c
|
Final revision; added custom DRC as project file
|
2023-08-05 18:28:35 -07:00 |
|
|
|
cb3a50e19a
|
More tweaks after pro review
|
2023-07-29 11:24:07 -07:00 |
|
|
|
19116ba39d
|
Apply jlcpcb's design rules, small fixes for those
|
2023-07-26 20:18:47 -07:00 |
|
|
|
9e7b04561b
|
Add ground fills, fix some clearance issues, make all power traces large
|
2023-07-26 18:32:44 -07:00 |
|
|
|
3afa35e4b1
|
PCB initial layout, no traces
|
2022-12-30 16:00:57 -08:00 |
|
|
|
62cb30efbf
|
Initial kicad, images, gitignore for kicad backups
|
2022-08-07 19:05:35 -07:00 |
|
