3
1
Back

File Open with Intellij IDEA f33ea6a168 Add scad for v3.2 Add scad for v3.2 3afa35e4b1 PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces One SPST switch to disable clock (pause). - SPST.

New Pull Request