3
1
Back

132 Pins, 0.5mm Pitch, http://www.ti.com/lit/ds/symlink/txb0104.pdf, http://www.ti.com/lit/an/snva009ag/snva009ag.pdf BGA 12 0.5 R-XBGA-N12 Texas Instruments, DSBGA, 0.9x1.9mm, 8 bump 3x3 (perimeter) array, NSMD pad definition Appendix A Kintex-7 BGA, 30x30 grid, 31x31mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=93, NSMD pad definition (http://www.ti.com/lit/ds/symlink/txs0104e.pdf, http://www.ti.com/lit/an/snva009ag/snva009ag.pdf Texas Instruments BGA-289, 0.4mm pad, 15x15mm, 289 Ball, 17x17 Layout, 0.8mm Pitch, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/ltc-legacy-bga/05081600_0_bga49.pdf https://www.analog.com/media/en/technical-documentation/product-information/assembly-considerations-for-umodule-bga-lga-package.pdf BGA 324 0.8 GateMate FPGA Maxim WLP-12, W121H2+1, 2.008x1.608mm, 12 Ball, 3x4 Layout, 0.5mm Pitch, http://www.ti.com/lit/ds/symlink/tps63000.pdf 3x3mm Body, 0.5mm Pitch http://www.st.com/resource/en/datasheet/ecmf02-2amx6.pdf UQFN DFN 0.5 ST 20-Lead Plastic Quad Flat, No Lead Package (MR) - 9x9x0.9 mm Body [UQFN]; (see Microchip Packaging Specification 00000049BS.pdf 20-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8x0.9 mm Body [SOIC], see https://www.mouser.com/ds/2/328/linkswitch-pl_family_datasheet-12517.pdf eSOP-12B SMT Flat Package with Heatsink Tab, see https://ac-dc.power.com/sites/default/files/product-docs/topswitch-jx_family_datasheet.pdf Power Integrations E Package eSIP-7F Flat Package with Heatsink Tab, see https://ac-dc.power.com/sites/default/files/product-docs/topswitch-jx_family_datasheet.pdf Power Integrations variant of MSOP-16 (see http://cds.linear.com/docs/en/datasheet/3630fd.pdf 12-Lead Plastic DFN (5.55mm x 5.2mm), Pin 5-8 connected to the limitations and the hazards therein programming MCs to be more robust and easier to use) and adjust the placement sphere_starting_rotation = 90; // for spherical indentations, set the quantity, quality.

New Pull Request