3
1
Back

Normal 0.982288 -0.187376 0 facet normal 6.908940e-001 -7.229561e-001 0.000000e+000 vertex -7.038888e+000 4.228040e-001 2.496000e+001 vertex -9.918118e-002 5.624815e+000 1.747200e+001 facet normal 0.0572764 -0.187658 0.980563 facet normal 5.512143e-01 8.343637e-01 1.130036e-04 vertex -9.358794e+01 1.050106e+02 4.255000e+01 facet normal 4.905636e-002 -8.528755e-002 9.951480e-001 facet normal 5.212694e-001 8.533922e-001 -0.000000e+000 vertex 1.290179e+000 5.481103e+000 2.496000e+001 vertex 5.197721e+000 4.781580e+000 9.983999e+000 vertex -2.272202e+000 5.142284e+000 1.747200e+001 facet normal 0.920074 -0.090682 0.381103 facet normal 0.768426 -0.630721 0.108223 facet normal -8.386952e-02 9.964767e-01 -2.477165e-05 facet normal -0.0316549 0.0148778 0.999388 vertex 7.01508 -3.85657 19.9472 facet normal -0.881926 0.471388 6.69388e-06 facet normal -0.442038 0.84476 0.301633 facet normal -0.560089 -0.682464 0.46962 facet normal 0.995186 0.0980045 0 vertex -0.4 3.005 12.85 facet normal -0.881857 0.471366 -0.0119411 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 Experimenting with more panel layout Start of LM13700 version to see why Use THT electrolytics, finish SMT layout, try on quentin font for size From d8deca9307af08e321f2f6168a97d7f0d7734956 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Change op amp, dims to user drawings Hardware/PCB/precadsr/potsetc.sch | 4 Hardware/PCB/precadsr/precadsr.sch | 247 (40 Dwgs.User user hide (48 B.Fab user (49 F.Fab user (aux_axis_origin 0 0 Y N 1 F N DEF SW_Push_45deg SW 0 20 Y N.

New Pull Request