3
1
Back

CASE 932BB (see ON Semiconductor 506CE.PDF DD Package; 8-Lead Plastic Small Outline (SM) - 5.28 mm Body [TSSOP] with exposed pad 8-Lead Plastic DFN (4mm x 3mm) (see Linear Technology 05081955_0_DHC18.pdf DHD Package; 18-Lead Plastic DFN (3mm x 2mm) (see Linear Technology DFN_32_05-08-1734.pdf DFN44 8.9x5, 0.4P; CASE 506BU-01 (see ON Semiconductor 932AZ.PDF TQFP128 14x14 / TQFP128 CASE 932BB (see ON Semiconductor 505AB.PDF DFN22 6*5*0.9 MM, 0.5 P; CASE 506AF\xe2\x88\x9201 (see ON Semiconductor 506BU.PDF 8-Lead Plastic Small Outline No-Lead 8-Lead Plastic Dual Flat, No Lead Package (8MA2) - 2x3x0.6 mm Body [SSOP] (see Microchip Packaging Specification 00000049BS.pdf TQFP, 144 Pin (https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/packaging/04r00482-02.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py TSSOP, 36 Pin (www.st.com/resource/en/datasheet/stm32f101t6.pdf#page=72), generated with kicad-footprint-generator ipc_noLead_generator.py MPS LGA-18 12x12x3.82mm (https://www.monolithicpower.com/en/documentview/productdocument/index/version/2/document_type/Datasheet/lang/en/sku/MPM3550EGLE/document_id/5102.

New Pull Request