synth_tools

Back

Module THT-16 (https://www.hoperf.com/data/upload/portal/20181127/5bfcbea20e9ef.pdf Low Power Long Range LoRa Transceiver Module SMD-16 (https://www.hoperf.com/data/upload/portal/20181127/5bfcbea20e9ef.pdf LoRa Low Power Long Range Transceiver Module LoRa Radio, RF, Module, http://www.hoperf.com/upload/rf/RFM69HW-V1.3.pdf 8 pin DIP socket A-001 1 14 pin DIP socket A-004 4 Knobs Screws, nuts, and spacers (see [build notes](build.md | | | | | J5, J12, J13 | 3 Dot1161 Dot1169 Dot1162 Dot1163 Dot1164 Dot1165 Dot1166 Dot1167 Dot1168 Dot1170 Dot1180 PH1 ttrss-plugin- _comics/README.md 37 lines From 3c7abf219614572e87f96c0e195a9732c02e7e99 Mon Sep 17 00:00:00 2001 .../Panels/MAGIC MOUTH.png | Bin 0 -> 121262 bytes Panels/FireballSpell_Large_bw.png | Bin 0 -> 163520 bytes Images/IMG_6777.JPG | Bin 0 -> 16700 bytes .../Panels/SPIDER CLIMB.png | Bin 0 -> 11692 bytes .../HOLD PORTAL.png | Bin 0 -> 87811 bytes sr1_full.png | Bin 0 -> 787001 bytes ...1995 - MIDI 1.0 Detailed Specification.pdf From d9153c70802a10d2fe554f80f1a497b409aac630 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added hard sync to schematic, laid out PCB with on-board components PCB initial layout, no traces "copper_text_size_h": 1.5, "copper_text_size_v": 1.5, "copper_text_thickness": 0.3, PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": false, "zones": { "min_clearance": 0.5 } }, updates to rev 2 beta by adding +5V, and both trigger/gate and CV routing # Precision ADSR with retriggering and looping modifications title("FIREBALL", size=12, font=font_for_title); 2c2abd8837 checkpoint before getting really weird with WireIt From 5ff3077e8252367b7eceb0b21b0803904b695d42 Mon Sep 17 00:00:00 2001 Subject: [PATCH] NPTH new version of bornier2 simple 3-pin terminal block, pitch 5.0mm, 45 degree angled, see http://www.mouser.com/ds/2/16/PCBMETRC-24178.pdf From caaf12f2da0fe056d0b625b9c1a860efbae9f4d1 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Use THT electrolytics, finish SMT layout, try on quentin font for size Schematics/Dual_VCA_with_cv2_OTA.diy Normal file View File Images/precadsr-panel-holes.png Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x03_P2.54mm_Vertical.kicad_mod Normal file View File RadioShaek2Board.diy Executable file View File Schematics/Luthers_VCO_schematic.pdf Normal file View File Schematics/Baby8_Part4_Cascading.pdf Normal file View File 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MISSILE VCF.png create mode 100644 3D Printing/Rails/18hp_innie.stl | Bin 0 -> 26572 bytes create mode 100644 Images/IMG_6777.JPG MK_VCO/Fireball/Fireball VCO saw wave core.circuitjs.txt 90 lines From 4579d541a87627c8f72d8a9f964497261ff44987 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for Fireball/Fireball_panel.kicad_prl | 77 Schematics/Enlarge/Enlarge.kicad_pro | 143 C1 is too small for a single 1 mm² wire, basic insulation, conductor diameter 1.25mm, outer diameter 2mm, outer diameter 1.7mm, outer diameter 2.3mm, size source Multi-Contact FLEXI-E_0.25 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator Soldered wire connection with double feed through strain relief, for a full circle. NOT IMPLEMENTED.

New Pull Request

Labels Milestones