synth_tools

Back

0.956548 vertex -5.7099 5.7099 5.88782 facet normal -4.589668e-01 -8.884534e-01 -0.000000e+00 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf ## Git repository From 40ce306867b3d353457e134a232ee65f5767bece Mon Sep 17 00:00:00 2001 Images/capsocket.png | Bin 0 -> 407684 bytes Panels/luther_triangle_vco_quentin_v2.scad | 18 .../precadsr-panel-art.kicad_mod | 958 .../precadsr-panel-holes.kicad_mod | 208 .../precadsr_panel_al/precadsr_panel_al.pro | 30 .../precadsr_panel_al/precadsr_panel_al.sch | 194 .../precadsr_panel_al-B_SilkS.gbr | 472 .../precadsr_panel_al-Edge_Cuts.gbr | 26 .../precadsr-panel-MaskBottom.gbs | 75 .../precadsr-panel-PasteBottom.gbp | 15 .../precadsr-panel-SilkBottom.gbo | 799 .../precadsr-panel-drl_map.pdf | Bin 12724 -> 0 bytes main ENV/.gitignore 32 lines main.

7.808599e-001 3.476658e-003 6.246964e-001 vertex -4.063003e+000 7.698298e-001 2.484855e+001 facet.
D 7x DIP Switch, Single Pole Single Throw.
Module (HP width = 40; // [1:1:84] square_out.

New Pull Request

Labels Milestones