Labels Milestones
BackLTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: merged pull request 'pcb_finalization' (#1) from pcb_finalization into main ... Add notes about wiring SW15 cross-board Add notes about wiring SW15 cross-board 9360e76802 Add design rules for jlcpcb Add some perfboard sections, power headers, teardrops Compare 27 commits » 2bd01a1ff2 Add schematic, start on PCB.
New Pull Request