synth_tools

Back

Normal 2.475962e-01 9.688633e-01 4.785976e-05 vertex -9.935845e+01 1.058178e+02 4.255000e+01 facet normal 0.995041 -0.00218678 0.0994423 facet normal 0.630641 0.76849 0.108235 facet normal 0 -0.995185 -0.0980172 vertex 0.4 3.09564 18.7502 facet normal 0.499812 0.866134 -0.000277976 facet normal 0.111553 0.367742 0.923213 vertex -3.49879 8.44684 3.76384 facet normal 0.144952 0.617515 0.773087 facet normal -0.106257 0.442581 0.890411 vertex 3.19049 -0.191567 18.9636 facet normal 0.555577 -0.831465 0 facet normal -9.964629e-01 8.403365e-02 0.000000e+00 vertex -1.012112e+02 1.049915e+02 3.455000e+01 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use GitHub repository ## Git repository https://gitlab.com/rsholmes/precadsr PSU/Synth Mages Power Word Stun.kicad_prl | 77 Synth Mages Power Word Stun Panel.kicad_pcb 4711 lines 2 5mm LEDs -Consider: 1 simple on/off switch/button/knob/etc. Cb3a50e19a More tweaks after pro review }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review More tweaks after pro review "multiple_net_names": "warning", "net_not_bus_member": "warning", "no_connect_connected": "warning", "no_connect_dangling": "warning", "pin_not_connected": "error", "pin_not_driven": "error", "pin_to_pin": "warning", "power_pin_not_driven": "error", "similar_labels": "warning", More tweaks after pro review 2 From 398c2b234cc710f69bb9085257ff5dbf3509a410 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Initial commit Initial commit Initial commit README.md | 1 | Conn_01x07 | *(optional) SIP socket, 2.54 mm, 1x10 | | | | | | | | | | | R24, R26, R28 | 4 .../Panel/precadsr-panel/precadsr-panel.pro | 30 .../Panel/precadsr-panel/precadsr-panel.sch | 259 Hardware/Panel/precadsr_panel.png | Bin QuentinEF.ttf => Panels/QuentinEF.ttf | Bin 9479 -> 14135 bytes caixa_sr2.png | Bin 11692 -> 0 bytes Notes: Before producing, confirm footprint dimensions for capacitors, diodes (inc. LEDs), and barrel power jack Latest commits for file LICENSE 9e7b04561b Add ground fills, fix some clearance issues, make all power traces large "rules": { PCB initial layout, no traces One SPST switch to adjust CV output range, switch between 5v and 2.5v max (or whatever is configured). Momentary-normal-off pushbutton to manually reset. More repo cleanup, adopt github .gitignore file .gitattributes From 9f0e0a275be19d54acb7a510415f15c04cb49983 Mon Sep 17 00:00:00 2001 From 2c2abd88373d920f2947e97b48bd4d62ed1339f7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] gets comfier with gitignore and git rm --cache 7130143159 learns about gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those main synth_tools/PSU/PSU.md 5 lines 1e09530d97 Delete.

New Pull Request

Labels Milestones