3
1
Back

Schematics main MK_SEQ/README.md 64 lines From f45c980890b44925f97883520535060dead99dd7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint after roughing out middle PCB Update to 7.0, slider footprint From cf14a1432f34f59aa501c13fe7ffe5fdc817eb3a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add correct footprints to fireball 3c7abf2196 Move LED resistors next to transistors to save on panel wires renamed repository from precadsrprecadsr to synth_mages/precadsr From fd8b2dd8a7c07368476bde4f42aea6df4bff239b Mon Sep 17 00:00:00 2001 Subject: [PATCH 09/13] Notes from MK's PCB livestream # Format documentation: http://kicad-pcb.org/help/file-formats/ # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes: merged pull request 'new_footprints' (#5) from new_footprints into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/5 Merge pull request synth_mages/MK_VCO#1 cfb5bfb128 Finish schematic, add PDF Fix for when invisiblebread has no bread elseif (strpos($article['link'], 'leasticoulddo.com/comic') !== FALSE) { elseif (strpos($article['link'], 'leasticoulddo.com/comic') !== FALSE) { $xpath = $this->get_xpath_dealie($article['link']); $article['content'] = $this->get_img_tags($xpath, '(//div[@id="aftercomic"]//img)', $article); Assorted updates From 4675f71e05fc19d3608ee6e5061bbe79ae432fb7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] light tweaks From 8f3ce8359ba460976b5ffcbe5a92590e33120bbc Mon Sep 17 00:00:00 2001 .../Panels/MAGIC MOUTH.png | Bin 69774 -> 0 bytes From 2bb058d5715f395d3571ea05d3008566787a2bdb Mon Sep 17 00:00:00 2001 45c41b9873 Go to file master PSU/Synth Mages Power Word Stun Panel.kicad_pro "filename": "Synth Mages Power Word Stun Panel.kicad_pcb 4975 lines power word stun initial commit by main MK_VCO/Fireball/Fireball.kicad_prl 78 lines { "board": { Add a front-panel PCB Subject: [PATCH 04/13] Add notes about wiring SW15 cross-board facet normal 1.279778e-001 2.250131e-001 9.659145e-001 vertex -8.161444e-001 -5.644413e+000 2.495526e+001 facet normal -2.015062e-15 -3.014534e-15 -1.000000e+00 facet normal 4.323983e-002 7.566972e-002 9.961950e-001 facet normal 0.0624761 -0.0761267 0.995139 vertex -6.94785 -2.87789 6.0001 facet normal 0.946346 -0.307482 0.0994132 facet normal 2.488520e-001 9.685416e-001 -0.000000e+000 vertex 5.678241e+000 1.176720e-002 1.747200e+001 facet normal -0.0316549 0.0148778 0.999388 vertex 7.01508 -3.85657 19.9472 facet normal 6.203522e-20 -3.662970e-15 1.000000e+00 facet normal 0.0570715 0.187549 0.980596 vertex -7.38561 -0.180748 6.88312 facet normal -3.355548e-001 9.420207e-001 0.000000e+000 vertex -4.919635e+000 2.734702e+000 9.983999e+000 vertex -3.825564e+000 -4.191461e+000 9.983999e+000 vertex 4.884630e+000 -2.925793e+000 1.747200e+001 facet normal -6.968273e-001 -7.172390e-001 0.000000e+000 vertex -4.091196e+000 3.859275e+000 9.983999e+000 vertex 5.326315e+000 1.930454e+000 2.496000e+001.

New Pull Request