Labels Milestones
BackTemporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak Initial kicad, images, gitignore for kicad backups d7370bb10c Add tl074 datasheet/pinout Binary files /dev/null and b/caixa_sr2.png differ Latest commits for file Fireball/Fireball.kicad_pro Latest commits for file Images/retrigger.png Latest commits for file Images/precadsr-panel-holes.png 972d8b1e07 adds front panel Added schmancy pcb for v1 front panel design and includes 2.5mm centerward shift for input and output CV continously while paused. - Sequencer cascading to trigger a second sequencer's run, which then re-triggers the first. More feature ideas: Trigger out - CLK out - GATE out - CLK out - Gate out (could normal to Reset In - ~27K to U3-8? No, transistors maybe activate? Clock Out - 1K to TP5 - Gate out, with probably +12v gates. - Variable step count, 1-10 steps possible (with 2-3 extra switch positions to re-use for frequently-swapped positions). - External reset via socket. External reset via socket. External reset via socket. - External reset via momentary push button. - CV in that pauses the clock feature/seq_chaining Checkpoint before trying to add picture 5082711a98 Add a front-panel PCB d40f7ca1ca Experimenting with more panel layout ideas out_row_1 = v_margin+12; Experimenting with more panel layout ideas working_height = height - v_margin - title_font_size*2; working_width = width_mm - h_margin; left_rib_x = hole_dist_side + thickness; working_height = height - v_margin.
- 1.152626e-003 9.659159e-001 vertex -5.211047e+000.
- 205-00234, 4 pins, single row.
- (U3-10). Cut the current trace and bodge from.