3
1
Back

// RESET in // CLOCK out // input sockets surface("FIREBALL VCO.png", center=true, invert=false); Am totally not using git correctly More experimentation with panel alignment before printing f6c7924538ef12da2abc179ebcc8f08e4164e698 main synth_tools/Schematics/SynthMages.pretty/eurorack_rail_hole.kicad_mod 24 lines Binary files /dev/null.

New Pull Request