3
1
Back

Clock Out - 1K to U2-14 Case Out - 1K to TP5 Latest commits for file Panels/luther_triangle_vco_quentin_v3.scad From 14162964f93e8c9aadec1d2edfbf49ea0b8bcb52 Mon Sep 17 00:00:00 2001 Subject: [PATCH] PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups Initial kicad, images, gitignore for kicad backups Initial kicad, images, gitignore for kicad backups MK VCO and Luthers From 0d370a24cdcaf6d3fd7f0316855522b79df0fe9a Mon Sep 17 00:00:00 2001 Subject: [PATCH 05/18] Added input resistor for sync; placed everything on PCB From 6f5ee76aea5e7cdfb79e86a703d20d48842d1955 Mon Sep 17 00:00:00 2001 Subject: [PATCH] tracks the ratsnest and compactifies the power subsystem tracks the ratsnest and compactifies the power subsystem From 9db3fb2a68fdc178fb3f74c68d22940f6cdd2e78 Mon Sep 17 00:00:00 2001 Subject: [PATCH 11/18] Add a front-panel PCB d40f7ca1ca Experimenting with more panel layout ideas Feed of " /arrasta" 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c start c9e81f0cc630cea052574ce7c50b3e82145bb626 Image of caxia score caixa_sr1.png.

New Pull Request