3
1
Back

Design rules for jlcpcb 9360e76802 Add design rules for jlcpcb Add some perfboard sections, power headers, teardrops checkpoint before getting really weird with WireIt A couple more GND-stitch vias eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke 3583986e89 Finished PCB, passes all passable DRCs .../Unseen Servant/Unseen Servant.kicad_pcb | 2 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal.kicad_mod create mode 100644 Schematics/OttosIrresistableDance/OttosIrresistableDance.kicad_pcb create mode 100644 Images/PXL_20210831_000922493.jpg create mode 100644 Images/adsr.png create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Disc_D3.0mm_W1.6mm_P2.50mm.kicad_mod delete mode 100644 Hardware/PCB/precadsr/precadsr.cmp create mode 100644 3D Printing/Rails/36hp_outie.stl | Bin 16369 -> 0 bytes main synth_tools/Schematics/SynthMages.pretty/Micro SPDT (3 pin).kicad_mod Schematic updates tstamp 279a77ec-bb4c-42b3-9906-0ade47adceea) ) Schematic updates Schematic updates main.

New Pull Request