3
1
Back

Files *.lck # Netlist files (exported from Pcbnew) Initial version .gitignore | 65 Hardware/PCB/precadsr/precadsr.kicad_pro | 471 .../precadsr-panel-Gerbers/drill_report.rpt | 26 .../precadsr-panel-CmtUser.gbr | 209 .../precadsr-panel-CuBottom.gbl | 970 .../precadsr-panel-EdgeCuts.gm1 | 26 .../precadsr_panel_al-F_Cu.gbr | 15 .../precadsr_Gerbers/precadsr-Edge_Cuts.gbr | 4 | 100nF | Unpolarized capacitor | | Tayda | A-2939 | | | | | | | J11 | 3 | 4.7k | Resistor | | | Tayda | A-826 | | AR Path="/607F01E7" Ref="R?" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R28" Part="1" AR Path="/607ED812/60802BB2" Ref="R114" Part="1" AR Path="/607ED812/607F01E7" Ref="R109" Part="1" AR Path="/607ED812/607F01E7" Ref="R25" Part="1" AR Path="/60C3833D" Ref="R?" Part="1" AR Path="/60A9C088" Ref="R?" Part="1" AR Path="/607ED812/6091D1B4" Ref="S3" Part="1" AR Path="/60B160FF" Ref="J?" Part="1" AR Path="/607ED812/60970E37" Ref="S1" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R28" Part="1" AR Path="/607ED812/60A9C088" Ref="R14" Part="1" AR Path="/607ED812/60800A40" Ref="R27" Part="1" AR Path="/60A9C0A9" Ref="R?" Part="1" AR Path="/607ED812/60A9C088" Ref="R14" Part="1" AR Path="/6091D1B4" Ref="S?" Part="1" AR Path="/607ED812/60C3833D" Ref="R8" Part="1" AR Path="/607ED812/60C3833D" Ref="R21" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG0102" Part="1" AR Path="/607ED812/60B16110" Ref="J11" Part="1" AR Path="/607ED812/60C38343" Ref="R12" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG0102" Part="1" AR Path="/607ED812/60A9C088" Ref="R30" Part="1" AR Path="/607ED812/60C3833D" Ref="R8" Part="1" AR Path="/60C38343" Ref="R?" Part="1" AR Path="/609384DB" Ref="#FLG?" Part="1" AR Path="/607ED812/60802BB2" Ref="R114" Part="1" AR Path="/607ED812/607F01E7" Ref="R25" Part="1" AR Path="/607ED812/60A9C096" Ref="R24" Part="1" AR Path="/60A9C096" Ref="R?" Part="1" AR Path="/607ED812/60A9C088" Ref="R14" Part="1" AR.

New Pull Request