Labels Milestones
Back01:31:45 -07:00 From 2eebdf7ecf422fd634dd8afc69d23956ae0ebfdc Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finish PCBs d74befe391233bd8b162f7f5705c277e04d9b135 Checkpoint after fixes but before shrinking boards Checkpoint after converting most things to SMD From 054c37512afd84e9f4dd43316902a76ae73fd917 Mon Sep 17 00:00:00 2001 Subject: [PATCH 09/18] Apply jlcpcb's design rules, small fixes for those couple more minor clearance tweaks 9e7b04561b Add ground fills, fix some clearance issues, make all power traces large Fireball/Fireball.kicad_pro | 8 | 1N4148 | 100V 0.15A standard switching diode, DO-35 | | | Tayda | A-559 | | R15, R20, R22 | 3 | 22k | Resistor | | | | | | Tayda | A-2939 | | | | Tayda | A-4755 | | | | | U2 | 1 Hardware/Panel/precadsr-panel/fp-lib-table | 2 From 5082711a9800483ca58d4b1dffec55bdf27856b9 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finished PCB, passes all passable DRCs Show-stopping bugs needing bodges: Errant connection between R25 and R1. This needs to be fixed elsewhere Binary files /dev/null and b/Panels/FireballSpellVertSmaller.png differ Binary files /dev/null and b/Panels/FireballSpellVertSmaller.png differ Binary files /dev/null and b/3D Printing/Pot_Knobs/potentiometre_v3_1.5_merged.stl differ Binary files /dev/null and b/Panels/FireballSpell_Large_bw.xcf differ From 9060b76361734f9abf9a1c676dd9110e9ced917b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png' 054c37512afd84e9f4dd43316902a76ae73fd917 Upload files to '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MOUTH.png create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CuBottom.gbl create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-F_SilkS.gbr create.
- 2.6mm thick, Vishay WKS2512, Terminal.
- 5.08mm TO-126-3, Horizontal, RM 2.54mm, IIPAK.
- Cer12xxb smd Inductor, Vishay, Vishay_IHSM-5832, http://www.vishay.com/docs/34020/ihsm5832.pdf, 16.3mmx8.1mm.