3
1
Back

5; width_mm=90; height=16; thickness=2; label_inset_height = thickness-1; STLs, 10hp version, others schematics b404e3f9c5 Update luther's layout Update luther's layout Update luther's layout Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= 5ff3077e8252367b7eceb0b21b0803904b695d42 Fix sr2 blue caixa_sr2.png | Bin 0 -> 11916 bytes .../MIRROR IMAGE.png | Bin 0 -> 10724 bytes 3D Printing/Rails/18hp_outie.stl | Bin 0 -> 16561 bytes 3D Printing/Rails/36hp_innie.stl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RA6020F_Single_Slide.kicad_mod delete mode 100644 Synth Mages Power Word Stun.kicad_pro | 85 cd18ed43dc Added hard sync to schematic, laid out PCB with exploratory 8hp layout PSU/Synth Mages Power Word Stun Panel.kicad_pcb 4765 lines ) (polygon (pts Final revision; added custom DRC as project file tstamp 1c9c2c29-57db-4a4e-bbff-29f893ea0430) Final revision; added custom DRC as project file new_footprints Added hard sync to schematic, laid out PCB with exploratory 8hp layout Schematics/Enlarge/Enlarge.kicad_prl .

New Pull Request