Labels Milestones
BackCb3a50e19a More tweaks after pro review }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review "extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", More tweaks after pro review Apply jlcpcb's design rules, small fixes for those couple more minor clearance tweaks Add ground fills, fix some clearance issues, add PCB slot, more options for potentiometer spoke placement Fix rail clearance issues, make all power traces large Fireball/Fireball.kicad_pro | 19 .../SolderWirePad_1x01_Drill1mm.kicad_mod | 19 .../SolderWirePad_1x01_Drill1mm.kicad_mod | 19 }, From 7022ad9ddb43c592e11528a5ae21edf443c088e4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Start of LM13700 version to see why Start of LM13700 version to see why 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c Add schematic, start on PCB with exploratory 8hp layout Bring in diylc and openscad design From 62cb30efbfdab918bafabca8d6c9cca52ce95eca Mon Sep 17 00:00:00 2001 Binary files /dev/null and b/Datasheets/tl074-pinout.jpeg differ Binary files /dev/null and b/Images/PXL_20210831_002553634.jpg differ Binary files /dev/null and b/3D Printing/Rails/18hp_outie.stl differ Binary files a/caixa_sr2.png and b/caixa_sr2.png differ From bd1352a04758cae219e0aacbd5a2aa50aa4d1b79 Mon Sep 17 00:00:00 2001 Subject: [PATCH] start From d7370bb10c83adef3d24b5bdfa6def9f11e35442 Mon Sep 17 00:00:00 2001 Subject: [PATCH 11/18] Add a front-panel PCB Subject: [PATCH 02/18] Checkpoint after converting most things to SMD Latest commits for file Docs/precadsr_layout_back.pdf rm old format files Removed submodules aoKicad, Kosmo_panel Extend trigger mod block to include diode README correction and edits Change C13 to 10 steps, but limited.
New Pull Request