3
1
Back

Expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v max // gate out (j4/j10 // clock in (j2/j11 // casc out (j14/j15) // reset/casc in (j1/j13 // gate out (j4/j10 // clock out (j5/j12) // glide in (sleeve and normal both GND Glide attenuator (B10k) (join two left pins from below) - Clock Out - Diode from rotary pin 13? CV Out - 1K to U3-7 From dcaec240831d28b722a7d7988287c76a1461e439 Mon.

New Pull Request