3
1
Back

| 1 | SW_3PDT_x3 | Switch, triple pole double throw, separate symbols | | | | | | R24, R26, R28 | 3 | 100R | Resistor | | | | J6, J10, J11 | 3 From 2118197c1e2cab02a4a0c4b6381e9d7946ff4f12 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Updated LICD, alter alt-textify to handle weaker (<6v) signals - Clock In Normal - 1k to U2-8 (AND NOT short to U2-10.

New Pull Request