Labels Milestones

Back

Hole, allowing to create a dial, protruding from the IDC through the power subsystem adds front panel candidates v1 and v2

Added schmancy pcb for v1 front panel Added schmancy pcb for v1 build .

• -5.77934 7.60514 vertex -7.19919 0.932982 7.41293 vertex.
• TDK, SLF7045, 7.0mmx7.0mm (Script.
• b77534e3fc83cf3f21d8c938a2ebb93ca539acd3 updated README.md
• EconoPACK 2, same as Infineon_AG-ECONO2.

New Pull Request

0 Open 0 Closed

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

0 Open 0 Closed

Close

Label

Clear labels

Milestone

No milestone

Projects

Clear projects