3
1
Back

Untested hardware and software — Do not connect the Normal pin for Pause (J19/J18); the schematic is incorrect Ins: Clock In Normal - 1k to U2-8 (AND NOT short to U2-10 - Clock rate goes down when resistance goes up, opposite to expectation. Glide fix glide fix glide fix a5c5ff12ce18fecaaf346f973863d12bf361ac82 re-re-remove the mysterious extra trace 5040873587dbb57684343269abab88d35cf7124b Update Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md more fixes - Gate out, with probably +12v gates. - Variable step count, 1-10 steps possible (with.

New Pull Request