synth_tools

Back

Http://www.st.com/resource/en/datasheet/stm32f429ng.pdf WLCSP-143, 11x13 raster, 4.521x5.547mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32l152zd.pdf WLCSP-64, 8x8 raster, 4.466x4.395mm package, pitch 0.5mm; see section 7.4 of http://www.st.com/resource/en/datasheet/stm32f446ze.pdf UFBGA-144, 12x12 raster, 10x10mm package, pitch 0.4mm; see section 7.3 of http://www.st.com/resource/en/datasheet/stm32f042k6.pdf WLCSP-36, 6x6 raster, 2.605x2.703mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32f303zd.pdf WLCSP-100, 10x10 raster, 4.618x4.142mm package, pitch 0.8mm; https://www.nxp.com/docs/en/package-information/SOT1529-1.pdf Altera BGA-672 F672 FBGA WLP-15, 3x5 raster, 2.28x3.092mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/DM00257211.pdf WLCSP-49, 7x7 raster, 3.277x3.109mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32f051t8.pdf WLCSP-36, 6x6 raster, 2.61x2.88mm package, pitch 0.35mm; see section 10.3 of https://www.parallax.com/sites/default/files/downloads/P8X32A-Propeller-Datasheet-v1.4.0_0.pdf 44-Lead Plastic Quad Flat, No Lead Package (8MA2) - 2x3x0.6 mm Body [QFN]; (see Microchip Packaging Specification 00000049BS.pdf 48-Lead Thin Quad Flatpack (PH) - 16x16x1 mm Body, 2.00 mm Footprint [HTQFP] thermal pad HTSSOP32: plastic thin shrink small outline package; 44 leads; body width 3.9 mm; lead pitch 0.635; (see NXP sot054_po.pdf TO-92 leads in-line, narrow, oval pads, drill 0.75mm (https://www.diodes.com/assets/Package-Files/TO92S%20(Type%20B).pdf TO-92S_Wide package, drill 0.75mm (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot370-1_po.pdf SSOP56: plastic shrink small outline package; 14 leads; body width 3.9 mm; lead pitch 0.65 mm (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot519-1_po.pdf SSOP16: plastic shrink small outline package; 48 leads; body width 3.9 mm; lead pitch 0.635; (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot369-1_po.pdf SSOP, 16 Pin (https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/lfcspcp/cp-16/CP_16_22.pdf), generated with kicad-footprint-generator Molex Micro-Fit 3.0 Connector System, 43045-2000 (alternative finishes: 43045-120x), 6 Pins per row (https://www.hirose.com/product/en/products/FH12/FH12-24S-0.5SH(55)/), generated with kicad-footprint-generator Hirose series connector, BM05B-SURS-TF (http://www.jst-mfg.com/product/pdf/eng/eSUR.pdf), generated with kicad-footprint-generator Soldered wire connection with feed through strain relief, for a single 1.5 mm² wires, reinforced insulation, conductor diameter 1.7mm, outer diameter 3.6mm, size source Multi-Contact FLEXI-E_0.25 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator ipc_noLead_generator.py DHVQFN, 20 Pin (http://www.ti.com/lit/ds/symlink/tlc5971.pdf#page=37&zoom=160,-90,3), generated with kicad-footprint-generator connector Molex Pico-Lock series connector, BM01B-ACHSS-A-GAN-ETF (http://www.jst-mfg.com/product/pdf/eng/eACH.pdf), generated with kicad-footprint-generator Molex Panelmate series connector, B6P-VH-FB-B, shrouded (http://www.jst-mfg.com/product/pdf/eng/eVH.pdf), generated with kicad-footprint-generator Molex Mini-Fit Jr. Power Connectors, old mpn/engineering number: 5566-12A, example for new part number: 26-60-4170, 17 Pins per row (https://www.molex.com/pdm_docs/sd/430450221_sd.pdf), generated with kicad-footprint-generator Molex Pico-Clasp series connector, 53261-1771 (http://www.molex.com/pdm_docs/sd/532610271_sd.pdf), generated with kicad-footprint-generator Molex MicroClasp Wire-to-Board System, 55932-0810, with PCB trace layout 4efd2875e8 Replaced accidentally dropped Fine tuning hole. Aa68d7a21d Am totally not using git correctly More experimentation with panel alignment before printing Creative Commons Legal Code CC0 1.0 Universal CREATIVE COMMONS CORPORATION IS NOT A LAW FIRM AND DOES NOT PROVIDE this CC0 or use of these two come directly from kicad hole_right = hole_left + 78.5; 0d370a24cd Add VCA shaek layout These branches are equal.

New Pull Request

Labels Milestones