3
1
Back

05 top-side contacts, 0.5mm pitch, SMT, https://www.te.com/commerce/DocumentDelivery/DDEController?Action=showdoc&DocId=Customer+Drawing%7F1734839%7FC%7Fpdf%7FEnglish%7FENG_CD_1734839_C_C_1734839.pdf%7F4-1734839-0 TE FPC connector, 24 top-side contacts, 0.5mm pitch, 1.854mm thermal pad TSSOP HTSSOP 0.65 thermal pad LQFP, 32 Pin (JEDEC MO-153 Var BC https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator Molex Pico-SPOX Connector System, 5267-14A, 14 Pins per row (https://www.hirose.com/product/document?clcode=CL0537-0694-9-81&productname=DF12C(3.0)-50DS-0.5V(81)&series=DF12&documenttype=2DDrawing&lang=en&documentid=0000994748), generated with kicad-footprint-generator Hirose DF13 through hole, DF13-14P-1.25DSA, 14 Pins (http://www.molex.com/pdm_docs/sd/559350210_sd.pdf), generated with kicad-footprint-generator Soldered wire connection with feed through strain relief, for 4 times 1 mm² wire, reinforced insulation, conductor diameter 1.25mm, outer diameter 2.7mm, size source Multi-Contact FLEXI-xV 2.5 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator Molex MicroClasp Wire-to-Board System, 55935-1110, with PCB trace layout 4efd2875e8 Replaced accidentally dropped Fine tuning hole. Latest commits for file Images/capsocket.png b554ec2138 Add footprint items for panel holes; separate panel and pcb into different files Add a front-panel PCB "net_color_mode": 1, "opacity": { More tweaks after pro review "different_unit_footprint": "error", "different_unit_net": "error", "duplicate_reference": "error", "duplicate_sheet_names": "error", More tweaks after pro review More tweaks after pro review More tweaks after pro review 19116ba39d Apply jlcpcb's design rules, small fixes for those couple more minor clearance tweaks couple more minor clearance tweaks Add ground fills, fix some clearance issues, make all power traces large 8576ad9482 Added input resistor for sync; placed everything on PCB with exploratory 8hp layout Bring in diylc and openscad design ## Mechanical assembly Documentation # ---> KiCad # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: https://kicad.org/help/file-formats/ # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Pcbnew) *.dsn *.ses New KiCad version; non Al panel Gerbers *~ New KiCad version; non Al panel Gerbers Binary files /dev/null and b/Images/IMG_6771.JPG.

New Pull Request