3
1
Back

Clock signal (possibly external). Commonly called a "Baby 8". Final tweaks, version submitted to JLCPCB on 20240124 v1.0 Add CV in implement a DC offset via non-inverting op-amp. A CV in to pause the clock feature/seq_chaining Checkpoint before trying to fit in glide controls Final-ish tweaks Final-ish tweaks 45c41b9873c867fd482202c4f0c018a6f3903a54 Messing around with panel alignment.

New Pull Request