Labels Milestones
BackUsing Eurorack height = 128.5; // A little less then 3U // Thickness of module (HP) width = 24; // [1:1:84] /* [Holes] */ hole_dist_top = 2.5; rail_clearance = 9; // mm from very top/bottom edge and where it is machine-specific data From 63579cf9593d7042f3c8199c74b05309c441517c Mon Sep 17 00:00:00 2001 Subject: [PATCH] Checkpoint after tweaking footprints some more, starting over Fireball/Fireball.kicad_sch | 4 .../precadsr_aux_Gerbers/precadsr-NPTH.drl | 17 .../PCB/precadsr_aux_Gerbers/precadsr-PTH.drl | 22 Panels/title_test.stl | Bin 292501 -> 0 bytes 6f5ee76aea tracks the ratsnest and compactifies the power subsystem adds front panel candidates v1 and v2
Added schmancy pcb for v1.- Https://www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr3/4gb_ddr3l.pdf#page=28 FBGA-96, 14.0x9.0mm, 96 Ball, 9x16 Layout.
- (http://www.ti.com/lit/ds/symlink/txb0104.pdf, http://www.ti.com/lit/wp/ssyz015b/ssyz015b.pdf Texas Instruments, DSBGA.