synth_tools

Back

Current step. (10) Sockets: Collapse all files Diff Content Not Available ttrss-plugin- _comics/init.php 511 lines label_font_size = 5; width_mm=90; height=16; thickness=2; label_inset_height = thickness-1; module label(string, size=4, halign="center") { color([1,0,0]) linear_extrude(thickness+1) text(string, size, halign=halign, font=font); } From d8a7439c05979d3c73da6a91162e90a1a48a57e5 Mon Sep 17 00:00:00 2001 Subject: [PATCH 13/18] Add footprint items for panel holes; separate panel and pcb into different files Fireball/Fireball.kicad_pcb | 8194 Fireball/Fireball_panel.kicad_pro | 6 .../Jack_6.35mm_PJ_629HAN.kicad_mod | 34 ...0D_Single_Vertical_CircularHoles.kicad_mod | 41 Samba_Reggae_1.txt Normal file View File Hardware/PCB/precadsr/precadsr.net Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Push_button_A-5050.kicad_mod Normal file View File 3D Printing/Panels/image.png | Bin 0 -> 33312 bytes Panels/FireballSpellVertSmaller.png | Bin 0 -> 149061 bytes Images/IMG_6770.JPG | Bin 0 -> 144834 bytes .../Pot_Knobs/pot_knob_two_parts_cap.stl | Bin 0 -> 90091 bytes Latest commits for file Envelope/Envelope.kicad_sch master PSU/Synth Mages Power Word Stun.kicad_pro", Latest commits for branch luther_diy_schematic More layout updates Delete 'Panels/futura medium bt.ttf' Delete 'Panels/futura light bt.ttf' Panels/futura medium condensed bt.ttf' Delete 'Panels/futura medium bt.ttf' Delete 'Panels/futura medium condensed bt.ttf differ From a3935f450bd1ef1834b2de14643fc2be5f29e67e Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add panels Panels/FireballSpell.png | Bin 0 -> 11930 bytes create mode 100644 Schematics/SynthMages.pretty/SOCKET_2_PIN_Header.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Bourns_3296W_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_LED_Hole.kicad_mod create mode 100644 Hardware/PCB/precadsr/precadsr.sch create mode 100644 Schematics/Fireball.kicad_sch Subject: [PATCH 02/18] Checkpoint after tweaking footprints some more, starting over at 14hp cd18ed43dc Added hard sync to schematic, laid out PCB with exploratory 8hp layout 14162964f93e8c9aadec1d2edfbf49ea0b8bcb52 Add Kick as separate sheet ## Photos ### Photos ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ## GitHub repository ## Git repository From 40ce306867b3d353457e134a232ee65f5767bece Mon Sep 17 00:00:00 2001 eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke Finished PCB, passes all passable DRCs .../Unseen Servant/Unseen Servant.kicad_sch Normal file Unescape Fireball/Fireball_panel.kicad_pro Normal file Unescape Mon 19 Apr 2021 10:22:18 AM EDT Generated from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 From 972d8b1e0797912e848110b19e1af10ed411bbbb Mon Sep 17 00:00:00 2001 Subject: [PATCH] Merge issues to be severed. [See this image of the YuSynth ADSR, though without the two clockwise-most pins, looking from below. Clock rate goes down when resistance goes up, opposite to expectation. C1 is too small.

New Pull Request

Labels Milestones