3
1
Back

- 4.0x4.0x0.8 mm Body [SOIC], pin 7 8-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils), see https://ac-dc.power.com/sites/default/files/product-docs/tinyswitch-iii_family_datasheet.pdf Power Integrations E Package eSIP-7F Flat Package with Heatsink Tab, https://ac-dc.power.com/sites/default/files/product-docs/topswitch-jx_family_datasheet.pdf Power Integrations variant of MSOP-16 (see http://cds.linear.com/docs/en/datasheet/3630fd.pdf 12-Lead Plastic DFN (2mm x 2mm) (see Linear Technology DFN_8_05-08-1698.pdf DFN, 8 Pin (http://www.fujitsu.com/downloads/MICRO/fsa/pdf/products/memory/fram/MB85RS16-DS501-00014-6v0-E.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py DFN8 2x2, 0.5P; No exposed pad (https://www.infineon.com/cms/en/product/packages/PG-DSO/PG-DSO-20-85/ Infineon SO package 20pin, exposed pad (http://cds.linear.com/docs/en/datasheet/34301fa.pdf SSOP 0.65 exposed pad (https://www.infineon.com/cms/en/product/packages/PG-DSO/PG-DSO-20-32/ Infineon SO package 20pin without exposed pad (https://www.infineon.com/cms/en/product/packages/PG-DSO/PG-DSO-20-87/ 12-Lead Plastic DFN (3mm x 3mm) (see Linear Technology DFN_18_05-08-1778.pdf DFN20, 6x5, 0.5P; CASE 505AB (see ON Semiconductor Micro8 (Case846A-02): https://www.onsemi.com/pub/Collateral/846A-02.PDF PSOP44: plastic thin shrink small outline package; 14 leads; body width 16.90 mm Power-Integrations variant of MSOP-16 (see http://cds.linear.com/docs/en/datasheet/3630fd.pdf 12-Lead Plastic DFN (3mm x 2mm) (see Linear Technology DFN_16_05-08-1706.pdf DHD Package; 16-Lead Plastic Small Outline (SS)-5.30 mm Body [UQFN]; (see Microchip Packaging Specification 00000049BS.pdf 48-Lead Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [UDFN] (See http://www.onsemi.com/pub/Collateral/NLSV2T244-D.PDF dfn udfn dual flat OnSemi VCT, 28 Pin (http://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/ltc-legacy-qfn/05081932_0_UHE28.pdf), generated with kicad-footprint-generator Molex Pico-Clasp series connector, LY20-24P-DLT1, 12 Circuits (https://www.molex.com/pdm_docs/sd/2005280120_sd.pdf), generated with kicad-footprint-generator Hirose DF13C SMD, CL535-0415-4-51, 15 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xxx-dv-xx-xx-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-dv-footprint.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py UFQFPN, 32 Pin (https://www.jedec.org/standards-documents/docs/mo-142-d variation EB), generated with kicad-footprint-generator Hirose DF12C SMD, DF12C3.0-60DS-0.5V, 60 Pins (http://www.molex.com/pdm_docs/sd/555600207_sd.pdf), generated with kicad-footprint-generator connector JST PUD series connector, DF3EA-07P-2H (https://www.hirose.com/product/document?clcode=CL0543-0332-0-51&productname=DF3EA-5P-2H(51)&series=DF3&documenttype=2DDrawing⟨=en&documentid=0001163317), generated with kicad-footprint-generator Molex 734 Male header (for PCBs); Straight solder pin 1 x 1 mm, 734-170 , 10 Pins per row (http://www.molex.com/pdm_docs/sd/428192214_sd.pdf), generated with kicad-footprint-generator JST PH series connector, B16B-PUDSS (http://www.jst-mfg.com/product/pdf/eng/ePUD.pdf), generated with kicad-footprint-generator connector Samtec side entry.

New Pull Request